NivaarExam PrepOfficial exam papers ↗

22-Elec-A5 Electronics · May 2017

Question 2 of 5: Op-Amp Peak / Envelope Detector

Nivaar worked solution (AI-drafted; not reviewed by a licensed engineer)

Notes on this paper

National Exams — May 2017 · 16-Elec-A5, Electronics. Closed-book, 3 hours; answer all FIVE questions (20 marks each). Op-amps ideal, supplies ±15 V (Note 7).

Reference texts (22-Elec-A5 Electronics):

Check — drawing readings. Two readings of the printed schematics drive the answers: (Q1) the MOSFET source resistor $R_S$ has no bypass capacitor — the stage is a common-source amplifier with source degeneration. (Q4) the second transistor $Q_2$ is a PNP (emitter tied through $R_{E2}$ to $V_{CC}$, collector through $R_{C2}$ to ground), not an NPN.

Question 2: Op-Amp Peak / Envelope Detector (20 marks)

Question text not reproduced: the examination questions are © Engineers and Geoscientists BC. Open the official past paper (linked at the top of this page) to read the question, then follow the worked solution below.

Given. Buffer $A_1$ (voltage follower) drives diode $D_1$ (anode at $A_1$’s output) into a parallel $R\Vert C$ to ground; that node feeds a second follower $A_2$ whose output is $v_{OUT}$ across $R_L$. The input $v_{IN}$ is a sinusoid whose amplitude grows linearly from 0 to about 2 V over 10 ms (a rising “burst”, roughly 8–9 cycles).

Given data
$R=R_L$1 kΩ$C$2 µF
Input peak0 → 2 V over 10 msDiode drop0.7 V (assumed Si)

Find. (a) the shape of $v_{OUT}(t)$; (b) the function of the circuit.

[Figure not reproduced: circuit. See the official exam paper or the cited reference text.]

Figure 2.1 — Input burst (left) and the circuit (right): follower $A_1$, series diode $D_1$, hold capacitor $C$ with bleed resistor $R$, output buffer $A_2$.

Approach. Follower $A_1$ reproduces $v_{IN}$ at low impedance; $D_1$ lets $C$ charge only on the rising part of each positive peak and blocks the discharge, so $C$ holds the most recent peak while $R$ slowly bleeds it. Because $A_1$’s feedback is taken before the diode, the diode’s 0.7 V is not cancelled — the held value is (peak $-\,0.7$ V). $A_2$ buffers the held voltage so the load $R_L$ cannot discharge $C$.

  1. Charging law. On a rising positive half-cycle $D_1$ conducts and $C$ charges toward $v_{C}=v_{IN,\text{pk}}-0.7$ V (the follower sources current; the 0.7 V drop is uncompensated).
  2. Hold / bleed time constant. When $v_{IN}$ falls, $D_1$ blocks and $C$ discharges only through $R$: $\ \tau=RC=(1\ \text{k}\Omega)(2\ \mu\text{F})=2\ \text{ms}.$ Since $\tau$ is comparable to the signal period, the output droops slightly between peaks (a small sawtooth ripple on the envelope).
  3. Dead zone. The peak reaches 0.7 V only when $0.2\,t\;[\text{V/ms}]=0.7$, i.e. $t=3.5$ ms; before that $D_1$ never conducts and $\boxed{v_{OUT}=0\ \text{for }0\le t\lesssim3.5\ \text{ms}}.$
  4. Rising envelope. For $3.5\ \text{ms}\lesssim t\le10\ \text{ms}$ the output tracks the growing positive peaks, $v_{OUT}\approx(0.2\,t-0.7)$ V, reaching $2-0.7=1.3$ V at $t=10$ ms.
  5. Decay after the burst. Once the input stops, $C$ discharges through $R$: $v_{OUT}(t)=1.3\,e^{-(t-10\ \text{ms})/2\ \text{ms}}$ V, falling to near zero within $\sim3\tau\approx6$ ms.
t (ms) v_OUT 3.5 10 1.3 0.7 Output: envelope (peak - 0.7 V), decay tau = RC = 2 ms
Figure 2.2 — Answer: $v_{OUT}(t)$ stays at 0 until the peak exceeds 0.7 V (t ≈ 3.5 ms), then follows the rising positive envelope up to 1.3 V, then decays with $\tau=RC=2$ ms.
Question 2 — key values
Hold/bleed $\tau=RC$Dead zone endsPeak output at 10 ms
2 mst ≈ 3.5 ms1.3 V

(b) Function. The circuit is a peak (envelope) detector: it rectifies and holds the positive peaks of the input, so its output follows the amplitude envelope of the signal — the classic AM-demodulator / envelope-follower front end. $A_1$ provides a low-impedance drive to charge $C$ quickly and $A_2$ isolates the hold capacitor from the load $R_L$ (a buffered peak detector).

Check — diode model. Question 2 does not state a diode drop (only Question 5 does). A 0.7 V silicon drop is assumed, which is what produces the 3.5 ms dead zone and the 1.3 V ceiling and is consistent with the envelope starting from zero. If the diode were treated as ideal (0 V), the dead zone disappears and the output tracks the full peak to 2 V.