NivaarExam PrepOfficial exam papers ↗

23-Mechatronics-A3 Digital Logic and Embedded Systems: Undated paper

Nivaar worked solution (AI-drafted; not reviewed by a licensed engineer)

  1. Question 1 K-map minimisation and static-hazard analysis of a 4-variable function
  2. Question 2 Synchronous JK up/down counter with enable
  3. Question 3 K-map minimisation and PLA implementation of a multi-output circuit
  4. Question 4 RS/T flip-flop circuit — analysis and machine classification
  5. Question 5 HC11 address decoding and I/O port routing
  6. Question 6 Memory-mapping a 64KB space from four 16Kx8 modules

Start with Question 1 →

Paper format. This paper's cover page prints the exam code 18-Elec-A4, Digital Systems and Computers (National Examinations, May 2018), a three-hour closed-book exam with one approved calculator model permitted. The cover page states that FIVE of the SIX printed questions constitute a complete exam paper; all six are worked here, each worth 12 marks per the page-1 marking-scheme table.

Reference texts. M.M. Mano & M.D. Ciletti, Digital Design, 6th ed. (K-map minimisation and static hazards Ch.3; sequential circuit analysis/design and JK excitation Ch.5–6; PLA/PAL Ch.7); C. Hamacher, Z. Vranesic, S. Zaky & N. Manjikian, Computer Organization and Embedded Systems, 6th ed. (address decoding and memory-mapped I/O Ch.1, 8); Motorola/ Freescale, M68HC11 Reference Manual (accumulator-A load/store timing, port I/O).

Questions are numbered here by matching each question's sub-part count and mark split to the marking scheme on page 1: Q1 (3+3+3+3) is the PoS/SoP K-map question on page 2; Q2 (3+3+3+3) is the JK-flip-flop counter question on page 2, whose printed bullet (c) merges two 3-mark deliverables (K-map and circuit drawing) into one line, split here into (c) and (d) to match the mark count; Q3 (6+6) is the truth-table/PLA question on page 3; Q4 (3+4+3+2) is the RS/T flip-flop question on page 3; Q5 (3+3+3+3) is the question on page 4; Q6 (4.5+4.5+3) is the question on page 5. The flip-flop excitation tables and Boolean identities on page 6 are used throughout as needed.